Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
PDF Tools
Image Tools
Text Tools
OCR Tools
Symbol and Emoji Tools
On-screen Keyboard
Latex Math Equation to Image
Smart IPA Phonetic Keyboard
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
6
search results - page 2 / 2
»
A Module Checking Based Converter Synthesis Approach for SoC...
Sort
relevance
views
votes
recent
update
View
thumb
title
136
Voted
DATE
1999
IEEE
147
views
Hardware
»
more
DATE 1999
»
Efficient BIST Hardware Insertion with Low Test Application Time for Synthesized Data Paths
15 years 7 months ago
Download
eprints.ecs.soton.ac.uk
In this paper, new and efficient BIST methodology and BIST hardware insertion algorithms are presented for RTL data paths obtained from high level synthesis. The methodology is ba...
Nicola Nicolici, Bashir M. Al-Hashimi
claim paper
Read More »
« Prev
« First
page 2 / 2
Last »
Next »