Sciweavers

512 search results - page 90 / 103
» A Motivation-Based Mechanism to Design Behaviors
Sort
View
PE
2008
Springer
173views Optimization» more  PE 2008»
13 years 7 months ago
Improving fairness in a WRED-based DiffServ network: A fluid-flow approach
The DiffServ architecture has been proposed as a scalable approach for upgrading the Internet, adding service differentiation functionalities. However, several aspects of this arc...
Mario Barbera, Alfio Lombardo, Giovanni Schembra, ...
ICSOC
2009
Springer
14 years 15 days ago
Message-Oriented Middleware with QoS Awareness
Publish/subscribe messaging is a fundamental mechanism for interconnecting disparate services and systems in the service-oriented computing architecture. The quality of services (Q...
Hao Yang, Minkyong Kim, Kyriakos Karenos, Fan Ye, ...
CAV
1998
Springer
175views Hardware» more  CAV 1998»
14 years 4 days ago
An ACL2 Proof of Write Invalidate Cache Coherence
As a pedagogical exercise in ACL2, we formalize and prove the correctness of a write invalidate cache scheme. In our formalization, an arbitrary number of processors, each with its...
J. Strother Moore
ISCA
1996
IEEE
130views Hardware» more  ISCA 1996»
14 years 2 days ago
Informing Memory Operations: Providing Memory Performance Feedback in Modern Processors
Memory latency is an important bottleneck in system performance that cannot be adequately solved by hardware alone. Several promising software techniques have been shown to addres...
Mark Horowitz, Margaret Martonosi, Todd C. Mowry, ...
COMPSAC
2004
IEEE
13 years 11 months ago
Towards Autonomic Computing Middleware via Reflection
ion Abstracts Zizhan Zheng, Qianxiang Wang, Gang Huang and Hong Mei. Design and Implementation of the Load Balancing Mechanism in PKUAS (in Chinese). ACTA ELECTRONICA SINICA, 32(12...
Gang Huang, Tiancheng Liu, Hong Mei, Zizhan Zheng,...