Sciweavers

    982 search results - page 13 / 197
    » A Multiprocessor Communication Architecture For High Speed N...
    Sort
    View
    HOTI
    2005
    IEEE
    109views Distributed And Parallel Com...» more  HOTI 2005»
    Hybrid Cache Architecture for High Speed Packet Processing
    14 years 1 months ago
    Hybrid Cache Architecture for High Speed Packet Processing
    Download  cial.csie.ncku.edu.tw
    : The exposed memory hierarchies employed in many network processors (NPs) are expensive in terms of meeting the worst-case processing requirement. Moreover, it is difficult to ef...
    Zhen Liu, Kai Zheng, Bin Liu
    claim paper
    Read More »
    RTAS
    1997
    IEEE
    176views Embedded Systems» more  RTAS 1997»
    Scalable Hardware Priority Queue Architectures for High-Speed Packet Switches
    13 years 11 months ago
    Scalable Hardware Priority Queue Architectures for High-Speed Packet Switches
    Download  www.cs.pitt.edu
    ÐWith effective packet-scheduling mechanisms, modern integrated networks can support the diverse quality-of-service requirements of emerging applications. However, arbitrating bet...
    Sung-Whan Moon, Kang G. Shin, Jennifer Rexford
    claim paper
    Read More »
    SIGCOMM
    1994
    ACM
    99views Communications» more  SIGCOMM 1994»
    Experiences with a High-Speed Network Adaptor: A Software Perspective
    13 years 11 months ago
    Experiences with a High-Speed Network Adaptor: A Software Perspective
    Download  reference.kfupm.edu.sa
    This paper describes our experiences, from a software perspective, with the OSIRIS network adaptor. It first identifies the problems we encountered while programming OSIRIS and op...
    Peter Druschel, Larry L. Peterson, Bruce S. Davie
    claim paper
    Read More »
    ASPDAC
    2009
    ACM
    117views Hardware» more  ASPDAC 2009»
    Dynamically reconfigurable on-chip communication architectures for multi use-case chip multiprocessor applications
    14 years 2 days ago
    Dynamically reconfigurable on-chip communication architectures for multi use-case chip multiprocessor applications
    Download  www.engr.colostate.edu
    – The phenomenon of digital convergence and increasing application complexity today is motivating the design of chip multiprocessor (CMP) applications with multiple use cases. Mo...
    Sudeep Pasricha, Nikil Dutt, Fadi J. Kurdahi
    claim paper
    Read More »
    ICNP
    1996
    IEEE
    113views Computer Networks» more  ICNP 1996»
    Architectural Concepts in Implementation of End-system Protocols for High Performance Communications
    13 years 11 months ago
    Architectural Concepts in Implementation of End-system Protocols for High Performance Communications
    Download  www.ieee-icnp.org
    K. Ravindran, G. Singh, C. Murray Woodside
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2024, USA.