Sciweavers

982 search results - page 21 / 197
» A Multiprocessor Communication Architecture For High Speed N...
Sort
View
ICDCS
1997
IEEE
13 years 11 months ago
Evaluating CORBA Latency and Scalability Over High-Speed ATM Networks
Conventional implementations of CORBA communication middleware incur significant overhead when used for performance-sensitive applications over high-speed networks. As gigabit ne...
Douglas C. Schmidt, Aniruddha S. Gokhale
ASAP
2006
IEEE
124views Hardware» more  ASAP 2006»
13 years 9 months ago
Low Complexity Design of High Speed Parallel Decision Feedback Equalizers
This paper proposes a novel parallel approach for pipelining of nested multiplexer loops to design high speed decision feedback equalizers (DFEs) based on look-ahead techniques. I...
Daesun Oh, Keshab K. Parhi
INFOCOM
2010
IEEE
13 years 5 months ago
High-Speed Per-Flow Traffic Measurement with Probabilistic Multiplicity Counting
On today's high-speed backbone network links, measuring per-flow traffic information has become very challenging. Maintaining exact per-flow packet counters on OC-192 or OC-76...
Peter Lieven, Björn Scheuermann
GLOBECOM
2009
IEEE
13 years 11 months ago
Joint Channel and Echo Impulse Response Shortening for High-Speed Data Transmission
The unit-norm constraint optimization for joint shortening of channel and echo impulse response is presented in this paper. The optimization is performed in the mean-square sense (...
Ali Enteshari, Jarir M. Fadlullah, Mohsen Kavehrad
ASYNC
2003
IEEE
86views Hardware» more  ASYNC 2003»
14 years 21 days ago
A High-Speed Clockless Serial Link Transceiver
We present a high-speed, clockless, serial link transceiver for inter-chip communication in asynchronous VLSI systems. Serial link transceivers achieve high offchip data rates by ...
John Teifel, Rajit Manohar