Sciweavers

3629 search results - page 101 / 726
» A Network Memory Architecture Model and Performance Analysis
Sort
View
EUROMICRO
2003
IEEE
14 years 2 months ago
Modelling the performance of CORBA using Layered Queueing Networks
One of the typical features of distributed systems is the heterogeneity of its components (e.g. geographical spreading and different platform architectures), leading to interopera...
Tom Verdickt, Bart Dhoedt, Frank Gielen, Piet Deme...
GLOBECOM
2007
IEEE
14 years 3 months ago
TCP Performance Analysis over Aggressive Physical Carrier Sensing Based Wireless Local Area Networks
— Aggressive physical carrier sensing (PCS), which improves the spatial reuse efficiency by shrinking the PCS range, is a promising technique to scale high density Wireless Loca...
Zexi Yang, Yanfeng Zhu, Zhisheng Niu, Qian Zhang
INFOCOM
2002
IEEE
14 years 2 months ago
Performance Analysis of Deflection Routing in Optical Burst-Switched Networks
This paper concerns itself with the performance of deflection routing in optical burst-switched networks based on Just-Enough-Time (JET) signaling. Generally speaking, buffer requi...
Ching-Fang Hsu, Te-Lung Liu, Nen-Fu Huang
PVLDB
2008
123views more  PVLDB 2008»
13 years 8 months ago
Efficient implementation of sorting on multi-core SIMD CPU architecture
Sorting a list of input numbers is one of the most fundamental problems in the field of computer science in general and high-throughput database applications in particular. Althou...
Jatin Chhugani, Anthony D. Nguyen, Victor W. Lee, ...
DATE
2004
IEEE
114views Hardware» more  DATE 2004»
14 years 25 days ago
Power Aware Variable Partitioning and Instruction Scheduling for Multiple Memory Banks
Many high-end DSP processors employ both multiple memory banks and heterogeneous register files to improve performance and power consumption. The complexity of such architectures ...
Zhong Wang, Xiaobo Sharon Hu