3629 search results - page 41 / 726 » A Network Memory Architecture Model and Performance Analysis |
ISCAS
2006
IEEE
14 years 1 months ago
2006
IEEE
Abstract— Shared memory is a common inter-processor communication paradigm for on-chip multiprocessor SoC (MPSoC) platforms. The latency overhead of switch-based interconnection ...
PCI
2005
Springer
14 years 1 months ago
2005
Springer
Cache misses form a major bottleneck for memory-intensive applications, due to the significant latency of main memory accesses. Loop tiling, in conjunction with other program tran...
MOBIHOC
2005
ACM
14 years 7 months ago
2005
ACM
IPPS
2008
IEEE
14 years 2 months ago
2008
IEEE
With the emergence of multicore network processors in support of high-performance computing and networking applications, power consumption has become a problem of increasing signi...
ICON
2007
IEEE
14 years 2 months ago
2007
IEEE
— Within packet processing systems, lengthy memory accesses greatly reduce performance. To overcome this limitation, network processors utilize many different techniques, e.g., u...