Sciweavers

3629 search results - page 51 / 726
» A Network Memory Architecture Model and Performance Analysis
Sort
View
ICS
2001
Tsinghua U.
14 years 6 days ago
Cache performance for multimedia applications
The caching behavior of multimedia applications has been described as having high instruction reference locality within small loops, very large working sets, and poor data cache p...
Nathan T. Slingerland, Alan Jay Smith
DATE
2003
IEEE
141views Hardware» more  DATE 2003»
14 years 1 months ago
On-chip Stack Based Memory Organization for Low Power Embedded Architectures
This paper presents a on-chip stack based memory organization that effectively reduces the energy dissipation in programmable embedded system architectures. Most embedded systems ...
Mahesh Mamidipaka, Nikil D. Dutt
ISCC
2000
IEEE
122views Communications» more  ISCC 2000»
14 years 4 days ago
Hierarchical Performance Modeling for Distributed System Architectures
Performance modeling and evaluation techniques are essential when designing and implementing distributed software systems. Constructing performance models for such systems can req...
Debra L. Smarkusky, Reda A. Ammar, Imad Antonios, ...
NN
2011
Springer
217views Neural Networks» more  NN 2011»
12 years 10 months ago
A neurodynamical model for working memory
Neurodynamical models of working memory (WM) should provide mechanisms for storing, maintaining, retrieving, and deleting information. Many models address only a subset of these a...
Razvan Pascanu, Herbert Jaeger
EUROPAR
2000
Springer
13 years 11 months ago
A Statistical-Empirical Hybrid Approach to Hierarchical Memory Analysis
A hybrid approach that utilizes both statistical techniques and empirical methods seeks to provide more information about the performance of an application. In this paper, we prese...
Xian-He Sun, Kirk W. Cameron