Sciweavers

3629 search results - page 74 / 726
» A Network Memory Architecture Model and Performance Analysis
Sort
View
DSN
2004
IEEE
13 years 11 months ago
An Architectural Framework for Providing Reliability and Security Support
This paper explores hardware-implemented error-detection and security mechanisms embedded as modules in a hardware-level framework called the Reliability and Security Engine (RSE)...
Nithin Nakka, Zbigniew Kalbarczyk, Ravishankar K. ...
ICASSP
2010
IEEE
13 years 8 months ago
Buffer management for multi-application image processing on multi-core platforms: Analysis and case study
Due to the limited amounts of on-chip memory, large volumes of data, and performance and power consumption overhead associated with interprocessor communication, efficient managem...
Dong-Ik Ko, Nara Won, Shuvra S. Bhattacharyya
SIGCOMM
2005
ACM
14 years 1 months ago
Fast hash table lookup using extended bloom filter: an aid to network processing
Hash table is used as one of the fundamental modules in several network processing algorithms and applications such as route lookup, packet classification, per-flow state manage...
Haoyu Song, Sarang Dharmapurikar, Jonathan S. Turn...
ENTCS
2006
173views more  ENTCS 2006»
13 years 7 months ago
Formal Security Analysis for Ad-Hoc Networks
In ad-hoc networks, autonomous wireless nodes can communicate by forwarding messages for each other. For routing protocols in this setting, it is known that a malicious node can p...
Sebastian Nanz, Chris Hankin
EPEW
2010
Springer
13 years 5 months ago
Performance Modeling and Analysis of the Universal Control Hub
Abstract. People with special needs may find difficulties using electronic consumer devices, user interfaces limit their chances of having full control on them. The Universal Remot...
Elena Gómez-Martínez, José Me...