509 search results - page 91 / 102 » A New Multiport Memory for High Performance Parallel Process... |
ICRA
2003
IEEE
14 years 25 days ago
2003
IEEE
The NASA/DARPA Robonaut system is evolving from a purely teleoperator controlled anthropomorphic robot towards a humanoid system with multiple control pathways. Robonaut is a huma...
IEEEPACT
2005
IEEE
14 years 1 months ago
2005
IEEE
Dynamic optimization has the potential to adapt the program’s behavior at run-time to deliver performance improvements over static optimization. Dynamic optimization systems usu...
ANCS
2007
ACM
13 years 11 months ago
2007
ACM
Programming specialized network processors (NPU) is inherently difficult. Unlike mainstream processors where architectural features such as out-of-order execution and caches hide ...
HIPC
1999
Springer
13 years 11 months ago
1999
Springer
We describe a radically new cache architecture and demonstrate that it offers a huge reduction in cache cost, size and power consumption whilst maintaining performance on a wide ra...
CASES
2006
ACM
14 years 1 months ago
2006
ACM
Dictionary code compression is a technique where long instructions in the memory are replaced with shorter code words used as index in a table to look up the original instructions...