Sciweavers

271 search results - page 37 / 55
» A New delay control method for real-time flows
Sort
View
ITC
1999
IEEE
107views Hardware» more  ITC 1999»
14 years 28 days ago
A high-level BIST synthesis method based on a region-wise heuristic for an integer linear programming
A high-level built-in self-test (BIST) synthesis involves several tasks such as system register assignment, interconnection assignment, and BIST register assignment. Existing high...
Han Bin Kim, Dong Sam Ha
ICFP
2003
ACM
14 years 8 months ago
Iterative-free program analysis
Program analysis is the heart of modern compilers. Most control flow analyses are reduced to the problem of finding a fixed point in a certain transition system, and such fixed po...
Mizuhito Ogawa, Zhenjiang Hu, Isao Sasano
FORMATS
2004
Springer
14 years 2 months ago
Robustness and Implementability of Timed Automata
In a former paper, we defined a new semantics for timed automata, the Almost ASAP semantics, which is parameterized by ∆ to cope with the reaction delay of the controller. We sh...
Martin De Wulf, Laurent Doyen, Nicolas Markey, Jea...
CASES
2008
ACM
13 years 10 months ago
Active control and digital rights management of integrated circuit IP cores
We introduce the first approach that can actively control multiple hardware intellectual property (IP) cores used in an integrated circuit (IC). The IP rights owner(s) can remotel...
Yousra Alkabani, Farinaz Koushanfar
ECRTS
2000
IEEE
14 years 1 months ago
Harmonious internal clock synchronization
Internal clock synchronization has been investigated, or employed, for quite a number of years, under the requirement of good upper bounds for the deviation, or accuracy, between ...
Horst F. Wedde, Wolfgang Freund