Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
Sci2ools
International Keyboard
Graphical Social Symbols
CSS3 Style Generator
OCR
Web Page to Image
Web Page to PDF
Merge PDF
Split PDF
Latex Equation Editor
Extract Images from PDF
Convert JPEG to PS
Convert Latex to Word
Convert Word to PDF
Image Converter
PDF Converter
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
11
search results - page 3 / 3
»
A Novel 2D Filter Design Methodology for Heterogeneous Devic...
Sort
relevance
views
votes
recent
update
View
thumb
title
26
click to vote
FPGA
1999
ACM
174
views
FPGA
»
more
FPGA 1999
»
Reduction of Latency and Resource Usage in Bit-Level Pipelined Data Paths for FPGAs
13 years 11 months ago
Download
www.cecs.uci.edu
Pipelining of data path structures increases the throughput rate at the expense of enlarged resource usage and latency unless architectures optimized towards specific applications...
Peter Kollig, Bashir M. Al-Hashimi
claim paper
Read More »
« Prev
« First
page 3 / 3
Last »
Next »