Sciweavers

471 search results - page 15 / 95
» A Parallel Hardware Architecture for Image Feature Detection
Sort
View
ICPPW
2006
IEEE
14 years 2 months ago
Retargeting Image-Processing Algorithms to Varying Processor Grain Sizes
Embedded computing architectures can be designed to meet a variety of application specific requirements. However, optimized hardware can require compiler support to realize the po...
Sam Sander, Linda M. Wills
IPPS
1999
IEEE
14 years 28 days ago
An Efficient Implementation Method of Fractal Image Compression on Dynamically Reconfigurable Architecture
Abstract. This paper proposes a method for implementing fractal image compression on dynamically reconfigurable architecture. In the encoding of this compression, metric computatio...
Hidehisa Nagano, Akihiro Matsuura, Akira Nagoya
SIGGRAPH
1998
ACM
14 years 26 days ago
A Shading Language on Graphics Hardware: The Pixelflow Shading System
Over the years, there have been two main branches of computer graphics image-synthesis research; one focused on interactivity, the other on image quality. Procedural shading is a ...
Marc Olano, Anselmo Lastra
NIPS
2003
13 years 10 months ago
Learning a Rare Event Detection Cascade by Direct Feature Selection
Face detection is a canonical example of a rare event detection problem, in which target patterns occur with much lower frequency than nontargets. Out of millions of face-sized wi...
Jianxin Wu, James M. Rehg, Matthew D. Mullin
GI
2004
Springer
14 years 2 months ago
Crash Management for Distributed Parallel Systems
: With the growing complexity of parallel architectures, the probability of system failures grows, too. One approach to cope with this problem is the self-healing, one of the organ...
Jan Haase, Frank Eschmann