Sciweavers

471 search results - page 28 / 95
» A Parallel Hardware Architecture for Image Feature Detection
Sort
View
FCCM
2004
IEEE
269views VLSI» more  FCCM 2004»
15 years 7 months ago
FPGA Based Network Intrusion Detection using Content Addressable Memories
In this paper, we introduce a novel architecture for a hardware based network intrusion detection system (NIDS). Current software-based NIDS are too compute intensive and can not ...
Long Bu, John A. Chandy
146
Voted
AIA
2006
15 years 4 months ago
FPGA-Targeted Neural Architecture for Embedded Alertness Detection
Several recent works have used neural networks to discriminate vigilance states in humans from electroencephalographic (EEG) signals. Our study aims at being more exhaustive. It t...
Bernard Girau, Khaled Ben Khalifa
149
Voted
SSIAI
2002
IEEE
15 years 8 months ago
Geometry-Based Automatic Object Localization and 3-D Pose Detection
Given the image of a real-world scene and a polygonal 3-D model of a depicted object, its apparent size, image coordinates, and 3-D orientation are autonomously detected. Based on...
Marcus A. Magnor
CVPR
1996
IEEE
15 years 7 months ago
Connectionist networks for feature indexing and object recognition
Feature indexing techniques are promising for object recognition since they can quickly reduce the set of possible matches for a set of image features. This work exploits another ...
Clark F. Olson
FPL
1998
Springer
99views Hardware» more  FPL 1998»
15 years 7 months ago
Exploiting Contemporary Memory Techniques in Reconfigurable Accelerators
This paper discusses the memory interface of custom computing machines. We present a high speed parallel memory for the MoM-PDA machine, which is based on the Xputer paradigm. The ...
Reiner W. Hartenstein, Michael Herz, Thomas Hoffma...