Sciweavers

471 search results - page 39 / 95
» A Parallel Hardware Architecture for Image Feature Detection
Sort
View
NIPS
2003
13 years 10 months ago
A Mixed-Signal VLSI for Real-Time Generation of Edge-Based Image Vectors
A mixed-signal image filtering VLSI has been developed aiming at real-time generation of edge-based image vectors for robust image recognition. A four-stage asynchronous median de...
Masakazu Yagi, Hideo Yamasaki, Tadashi Shibata
SBACPAD
2008
IEEE
249views Hardware» more  SBACPAD 2008»
14 years 3 months ago
Processing Neocognitron of Face Recognition on High Performance Environment Based on GPU with CUDA Architecture
This work presents an implementation of Neocognitron Neural Network, using a high performance computing architecture based on GPU (Graphics Processing Unit). Neocognitron is an ar...
Gustavo Poli, José Hiroki Saito, Joã...
MSS
2003
IEEE
90views Hardware» more  MSS 2003»
14 years 2 months ago
NSM: A Distributed Storage Architecture for Data-Intensive Applications
: Several solutions have been developed to provide dataintensive applications with the highest possible data rates. Such solutions tried to utilize the available network resources ...
Zeyad Ali, Qutaibah M. Malluhi
AHS
2006
IEEE
142views Hardware» more  AHS 2006»
14 years 2 months ago
On-Chip Evolution Using a Soft Processor Core Applied to Image Recognition
To increase the flexibility of single-chip evolvable hardware systems, we explore possibilities of systems with the evolutionary algorithm implemented in software on an onchip pr...
Kyrre Glette, Jim Torresen, Moritoshi Yasunaga, Yo...
IPPS
2006
IEEE
14 years 2 months ago
Parallel implementation of the replica exchange molecular dynamics algorithm on Blue Gene/L
The Replica Exchange method is a popular approach for studying the folding thermodynamics of small to modest size proteins in explicit solvent, since it is easily parallelized. Ho...
Maria Eleftheriou, Aleksandr Rayshubskiy, Jed W. P...