Sciweavers

471 search results - page 44 / 95
» A Parallel Hardware Architecture for Image Feature Detection
Sort
View
RTSS
1989
IEEE
14 years 23 days ago
A Distributed Fault Tolerant Architecture for Nuclear Reactor Control and Safety Functions
A new fault tolerant architecture that provides tolerance to a broad scope of hardware, software, and communications faults is being developed. This architecture relies on widely ...
Myron Hecht, J. Agron, S. Hochhauser
ISCAS
2005
IEEE
129views Hardware» more  ISCAS 2005»
14 years 2 months ago
A reconfigurable architecture for scanning biosequence databases
—Unknown protein sequences are often compared to a set of known sequences (a database scan) to detect functional similarities. Even though efficient dynamic programming algorithm...
Timothy F. Oliver, Bertil Schmidt, Douglas L. Mask...
ICDAR
2011
IEEE
12 years 8 months ago
Wall Patch-Based Segmentation in Architectural Floorplans
Abstract—Segmentation of architectural floorplans is a challenging task, mainly because of the large variability in the notation between different plans. In general, traditional...
Lluís-Pere de las Heras, Joan Mas, Gemma S&...
EUROPAR
2009
Springer
14 years 18 days ago
StarPU: A Unified Platform for Task Scheduling on Heterogeneous Multicore Architectures
Abstract. In the field of HPC, the current hardware trend is to design multiprocessor architectures that feature heterogeneous technologies such as specialized coprocessors (e.g., ...
Cédric Augonnet, Samuel Thibault, Raymond N...
ISCA
2006
IEEE
154views Hardware» more  ISCA 2006»
14 years 2 months ago
SODA: A Low-power Architecture For Software Radio
The physical layer of most wireless protocols is traditionally implemented in custom hardware to satisfy the heavy computational requirements while keeping power consumption to a ...
Yuan Lin, Hyunseok Lee, Mark Woh, Yoav Harel, Scot...