Sciweavers

471 search results - page 6 / 95
» A Parallel Hardware Architecture for Image Feature Detection
Sort
View
ISCA
1999
IEEE
88views Hardware» more  ISCA 1999»
13 years 11 months ago
Performance of Image and Video Processing with General-Purpose Processors and Media ISA Extensions
This paper aims to provide a quantitative understanding of the performance of image and video processing applications on general-purpose processors, without and with media ISA ext...
Parthasarathy Ranganathan, Sarita V. Adve, Norman ...
IFIPPACT
1994
13 years 8 months ago
Microcode Generation for Flexible Parallel Target Architectures
: Advanced architectural features of microprocessors like instruction level parallelism and pipelined functional hardware units require code generation techniques beyond the scope ...
Rainer Leupers, Wolfgang Schenk, Peter Marwedel
ICPR
2008
IEEE
14 years 8 months ago
Image objects and multi-scale features for annotation detection
This paper investigates several issues in the problem of detecting handwritten markings, or annotations, on printed documents. One issue is to define the appropriate units over wh...
Eric Saund, Jindong Chen, Yizhou Wang
CORR
2010
Springer
159views Education» more  CORR 2010»
13 years 7 months ago
A Novel VLSI Architecture of Fixed-complexity Sphere Decoder
Fixed-complexity sphere decoder (FSD) is a recently proposed technique for multiple-input multiple-output (MIMO) detection. It has several outstanding features such as constant thr...
Bin Wu, Guido Masera
ICASSP
2009
IEEE
14 years 2 months ago
Bandwidth adaptive hardware architecture of K-Means clustering for intelligent video processing
K-Means is a clustering algorithm that is widely applied in many elds, including pattern classi cation and multimedia analysis. Due to real-time requirements and computational-cos...
Tse-Wei Chen, Shao-Yi Chien