225 search results - page 22 / 45 » A Predictive Performance Model for Superscalar Processors |
117
click to vote
IPPS
2008
IEEE
15 years 10 months ago
2008
IEEE
Weather and climate prediction software has enjoyed the benefits of exponentially increasing processor power for almost 50 years. Even with the advent of large-scale parallelism ...
103
Voted
ICCD
2005
IEEE
16 years 12 days ago
2005
IEEE
Cache memories are commonly implemented through multiple memory banks to improve bandwidth and latency. The early knowledge of the data cache bank that an instruction will access ...
113
Voted
ISPASS
2007
IEEE
15 years 9 months ago
2007
IEEE
Recent research advocates address-correlating predictors to identify cache block addresses for prefetch. Unfortunately, address-correlating predictors require correlation data sto...
166
click to vote
CASES
2006
ACM
15 years 9 months ago
2006
ACM
Developing an optimizing compiler for a newly proposed architecture is extremely difficult when there is only a simulator of the machine available. Designing such a compiler requ...
176
Voted
SIGOPS
2010
14 years 10 months ago
2010
Modern chip-level multiprocessors (CMPs) contain multiple processor cores sharing a common last-level cache, memory interconnects, and other hardware resources. Workloads running ...