Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
PDF Tools
Image Tools
Text Tools
OCR Tools
Symbol and Emoji Tools
On-screen Keyboard
Latex Math Equation to Image
Smart IPA Phonetic Keyboard
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
6
search results - page 2 / 2
»
A Redundant Fault Identification Algorithm with Exclusive-OR...
Sort
relevance
views
votes
recent
update
View
thumb
title
261
Voted
DAC
2011
ACM
284
views
Computer Architecture
»
more
DAC 2011
»
Fault-tolerant 3D clock network
14 years 3 months ago
Download
web.mst.edu
Clock tree synthesis is one of the most important and challenging problems in 3D ICs. The clock signals have to be delivered by through-silicon vias (TSVs) to different tiers with...
Chiao-Ling Lung, Yu-Shih Su, Shih-Hsiu Huang, Yiyu...
claim paper
Read More »
« Prev
« First
page 2 / 2
Last »
Next »