Sciweavers

237 search results - page 41 / 48
» A Scalable FPGA-based Multiprocessor
Sort
View
MASCOTS
2007
13 years 10 months ago
A Novel Flow Control Scheme for Best Effort Traffic in NoC Based on Source Rate Utility Maximization
—Advances in semiconductor technology, has enabled designers to put complex, massively parallel multiprocessor systems on a single chip. Network on Chip (NoC) that supports high ...
Mohammad Sadegh Talebi, Fahimeh Jafari, Ahmad Khon...
OSDI
1994
ACM
13 years 10 months ago
A Caching Model of Operating System Kernel Functionality
Operating system research has endeavored to develop micro-kernels that provide modularity, reliability and security improvements over conventional monolithic kernels. However, the...
David R. Cheriton, Kenneth J. Duda
COMCOM
2006
99views more  COMCOM 2006»
13 years 8 months ago
Applying 4-regular grid structures in large-scale access networks
4-Regular grid structures have been used in multiprocessor systems for decades due to a number of nice properties with regard to routing, protection, and restoration, together wit...
Jens Myrup Pedersen, Ahmed Patel, Thomas Phillip K...
TSE
1998
128views more  TSE 1998»
13 years 8 months ago
Modeling and Evaluating Design Alternatives for an On-Line Instrumentation System: A Case Study
—This paper demonstrates the use of a model-based evaluation approach for instrumentation systems (ISs). The overall objective of this study is to provide early feedback to tool ...
Abdul Waheed, Diane T. Rover, Jeffrey K. Hollingsw...
ISQED
2010
IEEE
133views Hardware» more  ISQED 2010»
13 years 7 months ago
UC-PHOTON: A novel hybrid photonic network-on-chip for multiple use-case applications
Multiple use-case chip multiprocessor (CMP) applications require adaptive on-chip communication fabrics to cope with changing use-case performance needs. Networks-on-chip (NoC) ha...
Shirish Bahirat, Sudeep Pasricha