Sciweavers

1234 search results - page 109 / 247
» A Scheduling and Pipelining Algorithm for Hardware Software ...
Sort
View
LCTRTS
2007
Springer
14 years 2 months ago
Enabling compiler flow for embedded VLIW DSP processors with distributed register files
High-performance and low-power VLIW DSP processors are increasingly deployed on embedded devices to process video and multimedia applications. For reducing power and cost in desig...
Chung-Kai Chen, Ling-Hua Tseng, Shih-Chang Chen, Y...
RTSS
1998
IEEE
14 years 5 days ago
Real-Time Scheduling in a Generic Fault-Tolerant Architecture
Previous ultra-dependable real-time computing architectures have been specialised to meet the requirements of a particular application domain. Over the last two years, a consortiu...
Andy J. Wellings, Ljerka Beus-Dukic, David Powell
RTSS
2007
IEEE
14 years 2 months ago
Response-Time Analysis for Globally Scheduled Symmetric Multiprocessor Platforms
In the last years, a progressive migration from single processor chips to multi-core computing devices has taken place in the general-purpose and embedded system market. The devel...
Marko Bertogna, Michele Cirinei
ISCAS
2005
IEEE
145views Hardware» more  ISCAS 2005»
14 years 1 months ago
SoC platform based design of MPEG-2/4 AAC audio decoder
—This paper presents a SoC platform based design for the implementation of AAC audio decoder. We present the approach not only for the characteristics of the algorithm, but also ...
Chun-Nan Liu, Tsung-Han Tsai
CODES
2003
IEEE
14 years 1 months ago
Design optimization of mixed time/event-triggered distributed embedded systems
Distributed embedded systems implemented with mixed, eventtriggered and time-triggered task sets, which communicate over bus protocols consisting of both static and dynamic phases...
Traian Pop, Petru Eles, Zebo Peng