323 search results - page 50 / 65 » A Survey of Automated Techniques for Formal Software Verific... |
POPL
2005
ACM
14 years 7 months ago
2005
ACM
While a typical software component has a clearly specified (static) interface in terms of the methods and the input/output types they support, information about the correct sequen...
GECCO
2007
Springer
14 years 1 months ago
2007
Springer
It is not unusual for a software development organization to expend 40 percent of total project effort on testing, which can be a very laborious and time-consuming process. Thus, ...
SIGSOFT
2008
ACM
14 years 8 months ago
2008
ACM
Synthesis of system configurations from a given set of features is an important and very challenging problem. This paper makes a step towards this goal by describing an efficient ...
VMCAI
2010
Springer
14 years 4 months ago
2010
Springer
Abstract. Techniques such as verification condition generation, preditraction, and expressive type systems reduce software verification to proving formulas in expressive logics. Pr...
ASE
2002
13 years 7 months ago
2002
This paper describes a specialized interface to PVS called TAME (Timed Automata Modeling Environment) which provides automated support for proving properties of I/O automata. A maj...