106 search results - page 9 / 22 » A Task-Centric Memory Model for Scalable Accelerator Archite... |
174
click to vote
APCSAC
2007
IEEE
15 years 10 months ago
2007
IEEE
Although they have been the main server technology for many years, multiprocessors are undergoing a renaissance due to multi-core chips and the attractive scalability properties of...
149
Voted
PLDI
2012
ACM
13 years 6 months ago
2012
ACM
Modern architectures implement relaxed memory models which may reorder memory operations or execute them non-atomically. Special instructions called memory fences are provided, al...
115
click to vote
ISCA
2000
IEEE
15 years 8 months ago
2000
IEEE
Spatial-lattice computations with finite-range interactions are an important class of easily parallelized computations. This class includes many simple and direct algorithms for ...
135
click to vote
CPHYSICS
2010
15 years 4 months ago
2010
In this paper, a programming model is presented which enables scalable parallel performance on multi-core shared memory architectures. The model has been developed for application...
140
Voted
HIPC
1999
Springer
15 years 8 months ago
1999
Springer
Abstract. In this work we put into evidence how the memory performance of a WebServer machine may depend on the sharing induced by process migration. We considered a shared-bus sha...