Sciweavers

819 search results - page 118 / 164
» A Technique for Combined Virtual Prototyping and Hardware De...
Sort
View
IJAMC
2010
134views more  IJAMC 2010»
13 years 6 months ago
HyperVerse: simulation and testbed reconciled
—When dealing with dynamic large-scale topologies such as those underlying peer-to-peer (P2P) distributed virtual environments (DVE), one inescapably reaches the point where eith...
Jean Botev, Markus Esch, Hermann Schloss, Ingo Sch...
SASP
2009
IEEE
170views Hardware» more  SASP 2009»
14 years 2 months ago
Parade: A versatile parallel architecture for accelerating pulse train clustering
— In this paper, we present Parade, a novel and flexible parallel architecture for the deinterleaving of combined pulsetrains. This is a commonly performed task in various areas ...
Amin Ansari, Dan Zhang, Scott A. Mahlke
SECON
2007
IEEE
14 years 2 months ago
CODE: Cooperative Medium Access for Multirate Wireless Ad Hoc Network
— Cooperative communications can help combat fading and hence can significantly increase the capacity of wireless networks. Although various schemes have been proposed to levera...
Kefeng Tan, Zhiwen Wan, Hao Zhu, Jean Andrian
IWMM
2000
Springer
137views Hardware» more  IWMM 2000»
13 years 11 months ago
Cycles to Recycle: Garbage Collection on the IA-64
The IA-64, Intel's 64-bit instruction set architecture, exhibits a number of interesting architectural features. Here we consider those features as they relate to supporting ...
Richard L. Hudson, J. Eliot B. Moss, Sreenivas Sub...
TC
2010
13 years 6 months ago
Formal Reliability Analysis Using Theorem Proving
—Reliability analysis has become a tool of fundamental importance to virtually all electrical and computer engineers because of the extensive usage of hardware systems in safety ...
Osman Hasan, Sofiène Tahar, Naeem Abbasi