Sciweavers

819 search results - page 99 / 164
» A Technique for Combined Virtual Prototyping and Hardware De...
Sort
View
DDECS
2008
IEEE
137views Hardware» more  DDECS 2008»
14 years 2 months ago
Cluster-based Simulated Annealing for Mapping Cores onto 2D Mesh Networks on Chip
Abstract—In Network-on-Chip (NoC) application design, coreto-node mapping is an important but intractable optimization problem. In the paper, we use simulated annealing to tackle...
Zhonghai Lu, Lei Xia, Axel Jantsch
ICCD
1992
IEEE
84views Hardware» more  ICCD 1992»
14 years 13 hour ago
Synthesis of 3D Asynchronous State Machines
We describe a new synthesis procedure for designing asynchronous controllers from burst-mode specifications, a class of specifications allowing multiple input change fundamental m...
Kenneth Y. Yun, David L. Dill, Steven M. Nowick
ISCA
2000
IEEE
103views Hardware» more  ISCA 2000»
14 years 10 days ago
Piranha: a scalable architecture based on single-chip multiprocessing
The microprocessor industry is currently struggling with higher development costs and longer design times that arise from exceedingly complex processors that are pushing the limit...
Luiz André Barroso, Kourosh Gharachorloo, R...
HICSS
2003
IEEE
156views Biometrics» more  HICSS 2003»
14 years 1 months ago
Developing Video Services for Mobile Users
Video information, image processing and computer vision techniques are developing rapidly nowadays because of the availability of acquisition, processing and editing tools, which ...
Mohamed Ahmed, Roger Impey, Ahmed Karmouch
SAMOS
2010
Springer
13 years 5 months ago
CLI-based compilation flows for the C language
Abstract--Embedded systems contain a wide variety of processors. Economical and technological factors favor systems made of a combination of diverse but programmable processors. So...
Erven Rohou, Andrea C. Ornstein, Marco Cornero