Sciweavers

1008 search results - page 30 / 202
» A cis-regulatory logic simulator
Sort
View
FUZZY
2001
Springer
122views Fuzzy Logic» more  FUZZY 2001»
14 years 1 months ago
On Step Width Adaptation in Simulated Annealing for Continuous Parameter Optimisation
Simulated annealing is a general optimisation algorithm, based on hill-climbing. As in hill-climbing, new candidate solutions are selected from the ‘neighbourhood’ of the curre...
Lars Nolle, Alec Goodyear, Adrian A. Hopgood, Phil...
ATS
2000
IEEE
134views Hardware» more  ATS 2000»
14 years 1 months ago
Fsimac: a fault simulator for asynchronous sequential circuits
At very high frequencies, the major potential of asynchronous circuits is absence of clock skew and, through that, better exploitation of relative timing relations. This paper pre...
Susmita Sur-Kolay, Marly Roncken, Ken S. Stevens, ...
SAMOS
2007
Springer
14 years 2 months ago
A Simulation-Based Methodology for Evaluating the DPA-Resistance of Cryptographic Functional Units with Application to CMOS and
Abstract— This paper explores the resistance of MOS Current Mode Logic (MCML) against Differential Power Analysis (DPA) attacks. Circuits implemented in MCML, in fact, have uniqu...
Francesco Regazzoni, Stéphane Badel, Thomas...
IQ
2007
13 years 10 months ago
Simulations Of Error Propagation For Prioritizing Data Accuracy Improvement Efforts
: Models of the association between input accuracy and output accuracy imply that, for any given application, the effect of input errors on the output error rate generally varies i...
Irit Askira Gelman
ICCAD
1997
IEEE
108views Hardware» more  ICCAD 1997»
14 years 26 days ago
Fault simulation of interconnect opens in digital CMOS circuits
We describe a highly accurate but e cient fault simulator for interconnect opens, based on characterizing the standard cell library with SPICE; using transistor charge equations f...
Haluk Konuk