Sciweavers

1008 search results - page 37 / 202
» A cis-regulatory logic simulator
Sort
View
WSC
1998
13 years 10 months ago
Efficient Process Interaction with Threads in Parallel Discrete Event Simulation
Parallel discrete event simulation (PDES) decreases a simulation's runtime by splitting the simulation's work between multiple processors. Many users avoid PDES because ...
Reuben Passqini, Vernon Rego
ICWL
2009
Springer
14 years 1 months ago
Applying a Web and Simulation-Based System for Adaptive Competence Assessment of Spinal Anaesthesia
The authors present an approach for implementing a system for the assessment of medical competences using a haptic simulation device. Based on Competence based Knowledge Space Theo...
Cord Hockemeyer, Alexander Nussbaumer, Erik Lö...
DAC
1999
ACM
14 years 29 days ago
Parallel Mixed-Level Power Simulation Based on Spatio-Temporal Circuit Partitioning
: In this work we propose a technique for spatial and temporal partitioning of a logic circuit based on the nodes activity computed by using a simulation at an higher level of ion....
Mauro Chinosi, Roberto Zafalon, Carlo Guardiani
ATS
1998
IEEE
114views Hardware» more  ATS 1998»
14 years 28 days ago
Design and Simulation of a RISC-Based 32-bit Embedded On-Board Computer
This paper presents the design and simulation method for developing a RISC-based 32-bit embedded on-board computer. Instead of the conventional breadboarded prototype, (1) we used...
Zhen Guo, He Li, Shuling Guo, Dongsheng Wang
PADS
1996
ACM
14 years 24 days ago
Conservative Circuit Simulation on Shared-Memory Multiprocessors
We investigate conservative parallel discrete event simulations for logical circuits on shared-memory multiprocessors. For a first estimation of the possible speedup, we extend th...
Jörg Keller, Thomas Rauber, Bernd Rederlechne...