Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
PDF Tools
Image Tools
Text Tools
OCR Tools
Symbol and Emoji Tools
On-screen Keyboard
Latex Math Equation to Image
Smart IPA Phonetic Keyboard
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
11
search results - page 3 / 3
»
A codesigned on-chip logic minimizer
Sort
relevance
views
votes
recent
update
View
thumb
title
152
click to vote
CODES
2007
IEEE
140
views
Software Engineering
»
more
CODES 2007
»
Scheduling and voltage scaling for energy/reliability trade-offs in fault-tolerant time-triggered embedded systems
16 years 3 days ago
Download
www.cecs.uci.edu
In this paper we present an approach to the scheduling and voltage scaling of low-power fault-tolerant hard real-time applications mapped on distributed heterogeneous embedded sys...
Paul Pop, Kåre Harbo Poulsen, Viacheslav Izo...
claim paper
Read More »
« Prev
« First
page 3 / 3
Last »
Next »