CODES 2007 - PDF Preprint Papers

CODES 2007 International Workshop on Hardware/Software Co-Design

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed CODES-2007 Paper

click to vote

CODES
2007
IEEE

218views Software Engineering» more CODES 2007»

HySim: a fast simulation framework for embedded software development

14 years 5 months ago

Download www.cecs.uci.edu

Instruction Set Simulation (ISS) is widely used in system evaluation and software development for embedded processors. Despite the signiﬁcant advancements in the ISS technology,...

Stefan Kraemer, Lei Gao, Jan Weinstock, Rainer Leu...

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Related Conferences

Id	Views	Title	Status

1	218	HySim: a fast simulation framework for embedded software development	claim
2	192	Compile-time decided instruction cache locking using worst-case execution paths	claim
3	176	Complex task activation schemes in system level performance analysis	claim
4	165	Ensuring secure program execution in multiprocessor embedded systems: a case study	claim
5	161	Improved response time analysis of tasks scheduled under preemptive Round-Robin	claim
6	157	A code-generator generator for multi-output instructions	claim
7	153	A computational reflection mechanism to support platform debugging in SystemC	claim
8	146	Thread warping: a framework for dynamic synthesis of thread accelerators	claim
9	144	Channel trees: reducing latency by sharing time slots in time-multiplexed networks on chip	claim
10	144	Automotive networks: are new busses and gateways the answer or just another challenge?	claim
11	143	Performance and resource optimization of NoC router architecture for master and slave IP cores	claim
12	142	A smart random code injection to mask power analysis based side channel attacks	claim
13	141	Secure FPGA circuits using controlled placement and routing	claim
14	140	Scheduling and voltage scaling for energy/reliability trade-offs in fault-tolerant time-triggered embedded systems	claim
15	140	Performance improvement of block based NAND flash translation layer	claim
16	137	Combined approach to system level performance analysis of embedded systems	claim
17	137	On the impact of manufacturing process variations on the lifetime of sensor networks	claim
18	136	ESL design and HW/SW co-verification of high-end software defined radio platforms	claim
19	135	Compiling code accelerators for FPGAs	claim
20	132	Smart driver for power reduction in next generation bistable electrophoretic display technology	claim
21	124	Incremental run-time application mapping for homogeneous NoCs with multiple voltage levels	claim
22	122	Pointer re-coding for creating definitive MPSoC models	claim
23	120	Influence of procedure cloning on WCET prediction	claim
24	117	A framework for rapid system-level exploration, synthesis, and programming of multimedia MP-SoCs	claim
25	116	A data protection unit for NoC-based architectures	claim
26	116	Embedded software development on top of transaction-level models	claim
27	114	Locality optimization in wireless applications	claim
28	114	Simultaneous synthesis of buses, data mapping and memory allocation for MPSoC	claim
29	114	A low power VLIW processor generation method by means of extracting non-redundant activation conditions	claim
30	114	Performance modeling for early analysis of multi-core systems	claim
31	110	Three-dimensional multiprocessor system-on-chip thermal optimization	claim
32	108	Bridging gap between simulation and spreadsheet study	claim
33	108	Energy efficient co-scheduling in dynamically reconfigurable systems	claim
34	107	Event-based re-training of statistical contention models for heterogeneous multiprocessors	claim
35	106	Dynamic security domain scaling on symmetric multiprocessors for future high-end embedded systems	claim
36	106	Temperature-aware processor frequency assignment for MPSoCs using convex optimization	claim
37	105	Power deregulation: eliminating off-chip voltage regulation circuitry from embedded systems	claim
38	100	Probabilistic performance risk analysis at system-level	claim
39	99	HW/SW co-design for Esterel processing	claim
40	98	Reliable multiprocessor system-on-chip synthesis	claim
41	98	Synchronization after design refinements with sensitive delay elements	claim
42	95	Performance analysis and design space exploration for high-end biomedical applications: challenges and solutions	claim
43	93	Predator: a predictable SDRAM memory controller	claim
44	90	Predictable execution adaptivity through embedding dynamic reconfigurability into static MPSoC schedules	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers