468 search results - page 64 / 94 » A compiler for high performance computing with many-core acc... |
157
click to vote
IEEEPACT
2000
IEEE
15 years 9 months ago
2000
IEEE
Modern computers have taken advantage of the instruction-level parallelism (ILP) available in programs with advances in both architecture and compiler design. Unfortunately, large...
140
click to vote
HIPC
1999
Springer
15 years 9 months ago
1999
Springer
We describe a radically new cache architecture and demonstrate that it offers a huge reduction in cache cost, size and power consumption whilst maintaining performance on a wide ra...
184
click to vote
FCCM
2011
IEEE
14 years 8 months ago
2011
IEEE
Abstract—Ballooning traffic volumes and increasing linkspeeds require ever high compute power to perform complex real-time processing of network packets. FPGAs have already been...
110
click to vote
DAC
2007
ACM
16 years 6 months ago
2007
ACM
The drive for low-power, high performance computation coupled with the extremely high design costs for ASIC designs, has driven a number of designers to try to create a flexible, ...
198
click to vote
ARC
2010
Springer
15 years 12 months ago
2010
Springer
Computing the solution to a system of linear equations is a fundamental problem in scientific computing, and its acceleration has drawn wide interest in the FPGA community [1–3]...