Sciweavers

968 search results - page 57 / 194
» A faster implementation of APlace
Sort
View
128
Voted
ERSA
2006
91views Hardware» more  ERSA 2006»
15 years 5 months ago
Intrinsic Embedded Hardware Evolution of Block-based Neural Networks
- An intrinsic embedded online evolution system has been designed using Block-based neural networks and implemented on Xilinx VirtexIIPro FPGAs. The designed network can dynamicall...
Saumil Merchant, Gregory D. Peterson, Seong Kong
IJBC
2007
39views more  IJBC 2007»
15 years 3 months ago
Optimal CNN Templates for Linearly-Separable One-Dimensional Cellular Automata
In this tutorial, we present optimal Cellular Nonlinear Network (CNN) templates for implementing linearly-separable one-dimensional (1-D) Cellular Automata (CA). From the gallery ...
P. J. Chang, Bharathwaj Muthuswamy
CLEIEJ
2004
106views more  CLEIEJ 2004»
15 years 3 months ago
A development platform and execution environment for mobile applications
Small computing devices are everywhere changing the way people communicate and interact, however applications for these devices are developed more or less with the same tools used...
Guillermo Licea Sandoval
ASAP
2009
IEEE
141views Hardware» more  ASAP 2009»
16 years 1 months ago
Accelerating a Virtual Ecology Model with FPGAs
—This paper describes the acceleration of virtual ecology models using field-programmable gate arrays (FPGAs). Our approach targets models generated by the Virtual Ecology Workb...
Julien Lamoureux, Tony Field, Wayne Luk
148
Voted
ICIP
2004
IEEE
16 years 5 months ago
Shear-resize factorizations for fast multi-modal volume registration
Intensity-based methods work well for multi-modal image registration owing to their effectiveness and simplicity, but the computation for geometric transforms is a heavy load. To ...
Ying Chen, Pengwei Hao, Jian Yu