Sciweavers

39 search results - page 5 / 8
» A functional-logic library for wired
Sort
View
MEMOCODE
2007
IEEE
14 years 1 months ago
Design, Implementation, and Validation of a New Class of Interface Circuits for Latency-Insensitive Design
—With the arrival of nanometer technologies wire delays are no longer negligible with respect to gate delays, and timing-closure becomes a major challenge to System-on-Chip desig...
Cheng-Hong Li, Rebecca L. Collins, Sampada Sonalka...
CHES
2005
Springer
100views Cryptology» more  CHES 2005»
14 years 1 months ago
Masked Dual-Rail Pre-charge Logic: DPA-Resistance Without Routing Constraints
During the last years, several logic styles that counteract side-channel attacks have been proposed. They all have in common that their level of resistance heavily depends on imple...
Thomas Popp, Stefan Mangard
JIS
2007
84views more  JIS 2007»
13 years 7 months ago
Patent surrogate extraction and evaluation in the context of patent mapping
is.sagepub.com/cgi/content/abstract/33/6/718 The online version of this article can be found at: Published by: http://www.sagepublications.com On behalf of: Chartered Institute of ...
Yuen-Hsien Tseng, Yeong-Ming Wang, Yu-I Lin, Chi-J...
IPPS
2003
IEEE
14 years 23 days ago
RMIX: A Multiprotocol RMI Framework for Java
With the increasing adoption of Java for parallel and distributed computing, there is a strong motivation for enhancing the expressive elegance of the RMI paradigm with flexible ...
Dawid Kurzyniec, Tomasz Wrzosek, Vaidy S. Sunderam...
CHI
2007
ACM
14 years 7 months ago
Exploring patterns of social commonality among file directories at work
We studied files stored by members of a work organization for patterns of social commonality. Discovering identical or similar documents, applications, developer libraries, or oth...
John C. Tang, Clemens Drews, Mark Smith, Fei Wu, A...