Sciweavers

149 search results - page 28 / 30
» A good excuse for reuse:
Sort
View
ISCA
1998
IEEE
145views Hardware» more  ISCA 1998»
14 years 27 days ago
Multi-Level Texture Caching for 3D Graphics Hardware
Traditional graphics hardware architectures implement what we call the push architecture for texture mapping. Local memory is dedicated to the accelerator for fast local retrieval...
Michael Cox, Narendra Bhandri, Michael Shantz
PPOPP
1997
ACM
14 years 25 days ago
Performance Implications of Communication Mechanisms in All-Software Global Address Space Systems
Global addressing of shared data simplifies parallel programming and complements message passing models commonly found in distributed memory machines. A number of programming sys...
Beng-Hong Lim, Chi-Chao Chang, Grzegorz Czajkowski...
DEBS
2010
ACM
14 years 16 days ago
Evaluation of streaming aggregation on parallel hardware architectures
We present a case study parallelizing streaming aggregation on three different parallel hardware architectures. Aggregation is a performance-critical operation for data summarizat...
Scott Schneider, Henrique Andrade, Bugra Gedik, Ku...
FCCM
2004
IEEE
118views VLSI» more  FCCM 2004»
14 years 11 days ago
Virtual Memory Window for a Portable Reconfigurable Cryptography Coprocessor
Reconfigurable System-on-Chip (SoC) platforms that incorporate hard-core processors surrounded by large amounts of FPGA are today commodities: the reconfigurable logic is often us...
Miljan Vuletic, Laura Pozzi, Paolo Ienne
MOBISYS
2010
ACM
13 years 11 months ago
PRISM: platform for remote sensing using smartphones
To realize the potential of opportunistic and participatory sensing using mobile smartphones, a key challenge is ensuring the ease of developing and deploying such applications, w...
Tathagata Das, Prashanth Mohan, Venkata N. Padmana...