Sciweavers

1013 search results - page 129 / 203
» A hardware implementation of realloc function
Sort
View
IPPS
2006
IEEE
14 years 2 months ago
Bio-sequence database scanning on a GPU
Protein sequences with unknown functionality are often compared to a set of known sequences to detect functional similarities. Efficient dynamic programming algorithms exist for t...
Weiguo Liu, Bertil Schmidt, Gerrit Voss, Adrian Sc...
ISMVL
2002
IEEE
113views Hardware» more  ISMVL 2002»
14 years 1 months ago
On the Construction of Multiple-Valued Decision Diagrams
Decision diagrams are the state-of-the-art representation for logic functions, both binary and multiple-valued. Here we consider ways to improve the construction of multiple-value...
D. Michael Miller, Rolf Drechsler
CIIA
2009
13 years 9 months ago
Physical Synthesis for CPLD Architectures
In this paper, we present a new synthesis feature namely, "Xor matching", and the foldback product term synthesis for Complex Programmable Logic Devices (CPLD) architectu...
Sid-Ahmed Senouci
ITC
1998
IEEE
94views Hardware» more  ITC 1998»
14 years 10 days ago
A method of serial data jitter analysis using one-shot time interval measurements
A method for measuring inter-symbol interference, duty cycle distortion, random jitter and periodic jitter is described. The Blackman-Tukey method of signal analysis is used. This...
Jan B. Wilstrup
CP
2007
Springer
14 years 2 months ago
Scheduling Conditional Task Graphs
The increasing levels of system integration in Multi-Processor System-on-Chips (MPSoCs) emphasize the need for new design flows for efficient mapping of multi-task applications o...
Michele Lombardi, Michela Milano