Sciweavers

1013 search results - page 50 / 203
» A hardware implementation of realloc function
Sort
View
IROS
2007
IEEE
121views Robotics» more  IROS 2007»
14 years 2 months ago
"Talk to me!": enabling communication between robotic architectures and their implementing infrastructures
— Complex, autonomous robots integrate a large set of sometimes very diverse algorithms across at least three levels of system organization: the agent architecture, the implement...
James F. Kramer, Matthias Scheutz, Paul W. Scherme...
CODES
2006
IEEE
14 years 1 months ago
The pipeline decomposition tree: : an analysis tool for multiprocessor implementation of image processing applications
Modern embedded systems for image processing involve increasingly complex levels of functionality under real-time and resourcerelated constraints. As this complexity increases, th...
Dong-Ik Ko, Shuvra S. Bhattacharyya
TECS
2002
81views more  TECS 2002»
13 years 7 months ago
System-level exploration of association table implementations in telecom network applications
les to further raise the abstraction level of the initial specification, where dynamic data sets can be specified without low-level details. Our method is suited for hardware and s...
Chantal Ykman-Couvreur, J. Lambrecht, A. Van Der T...
INFOCOM
2009
IEEE
14 years 2 months ago
Minimizing Rulesets for TCAM Implementation
—Packet classification is a function increasingly used in a number of networking appliances and applications. Typically, sists of a set of abstract classifications, and a set o...
Rick McGeer, Praveen Yalagandula
FPL
2008
Springer
153views Hardware» more  FPL 2008»
13 years 9 months ago
Exploring FPGA network on chip implementations across various application and network loads
Abstract-The network on chip will become a future general purpose interconnect for FPGAs much like today's standard OPB or PLB bus architectures. However, performance characte...
Graham Schelle, Dirk Grunwald