Sciweavers

1013 search results - page 82 / 203
» A hardware implementation of realloc function
Sort
View
CN
2002
91views more  CN 2002»
13 years 7 months ago
VERA: an extensible router architecture
We recognize two trends in router design: increasing pressure to extend the set of services provided by the router and increasing diversity in the hardware components used to cons...
Scott Karlin, Larry L. Peterson
ISCAS
2005
IEEE
167views Hardware» more  ISCAS 2005»
14 years 1 months ago
A 33.2M vertices/sec programmable geometry engine for multimedia embedded systems
—This paper proposes a programmable geometry engine (GE) reducing the expensive internal buffers and register files of the conventional programmable GEs and sharing datapaths of ...
Chang-Hyo Yu, Donghyun Kim, Lee-Sup Kim
MSE
2005
IEEE
133views Hardware» more  MSE 2005»
14 years 1 months ago
Embedded System Design with FPGAs Using HDLs (Lessons Learned and Pitfalls to Be Avoided)
This paper describes the authors experience with teaching VHDL (and more recently, Verilog) to undergraduate and graduate students at WPI and to engineers through various short co...
R. James Duckworth
ASAP
2010
IEEE
171views Hardware» more  ASAP 2010»
13 years 8 months ago
General-purpose FPGA platform for efficient encryption and hashing
Many applications require protection of secret or sensitive information, from sensor nodes and embedded applications to large distributed systems. The confidentiality of data can b...
Jakub Szefer, Yu-Yuan Chen, Ruby B. Lee
ISCA
2005
IEEE
113views Hardware» more  ISCA 2005»
14 years 1 months ago
Piecewise Linear Branch Prediction
Improved branch prediction accuracy is essential to sustaining instruction throughput with today’s deep pipelines. We introduce piecewise linear branch prediction, an idealized ...
Daniel A. Jiménez