Sciweavers

1013 search results - page 90 / 203
» A hardware implementation of realloc function
Sort
View
ETS
2011
IEEE
212views Hardware» more  ETS 2011»
12 years 7 months ago
Structural Test for Graceful Degradation of NoC Switches
Abstract—Networks-on-Chip (NoCs) are implicitly fault tolerant due to their inherent redundancy. They can overcome defective cores, links and switches. As a side effect, yield is...
Atefe Dalirsani, Stefan Holst, Melanie Elm, Hans-J...
SIES
2009
IEEE
14 years 2 months ago
A flexible design flow for software IP binding in commodity FPGA
— Software intellectual property (SWIP) is a critical component of increasingly complex FPGA based system on chip (SOC) designs. As a result, developers want to ensure that their...
Michael Gora, Abhranil Maiti, Patrick Schaumont
ISCAS
2007
IEEE
122views Hardware» more  ISCAS 2007»
14 years 2 months ago
Multi-Channel Coherent Detection for Delay-Insensitive Model-Free Adaptive Control
— A mixed-signal architecture for continuous-time multidimensional model-free optimization is presented. It is based on multi-channel coherent modulation and detection that relia...
Dimitrios N. Loizos, Paul-Peter Sotiriadis, Gert C...
CAV
2007
Springer
121views Hardware» more  CAV 2007»
14 years 2 months ago
Low-Level Library Analysis and Summarization
Programs typically make extensive use of libraries, including dynamically linked libraries, which are often not available in source-code form, and hence not analyzable by tools tha...
Denis Gopan, Thomas W. Reps
ISNN
2007
Springer
14 years 2 months ago
Neural-Based Separating Method for Nonlinear Mixtures
A neural-based method for source separation in nonlinear mixture is proposed in this paper. A cost function, which consists of the mutual information and partial moments of the out...
Ying Tan