Sciweavers

2209 search results - page 396 / 442
» A high performance JPEG2000 architecture
Sort
View
IEEEPACT
2008
IEEE
14 years 2 months ago
Leveraging on-chip networks for data cache migration in chip multiprocessors
Recently, chip multiprocessors (CMPs) have arisen as the de facto design for modern high-performance processors, with increasing core counts. An important property of CMPs is that...
Noel Eisley, Li-Shiuan Peh, Li Shang
ISPASS
2007
IEEE
14 years 2 months ago
PTLsim: A Cycle Accurate Full System x86-64 Microarchitectural Simulator
In this paper, we introduce PTLsim, a cycle accurate full system x86-64 microprocessor simulator and virtual machine. PTLsim models a modern superscalar out of order x86-64 proces...
Matt T. Yourst
ICCSA
2007
Springer
14 years 1 months ago
FRASH: Hierarchical File System for FRAM and Flash
Abstract. In this work, we develop novel file system, FRASH, for byteaddressable NVRAM (FRAM[1]) and NAND Flash device. Byte addressable NVRAM and NAND Flash is typified by the DRA...
Eun-ki Kim, Hyungjong Shin, Byung-gil Jeon, Seokhe...
ACMSE
2006
ACM
14 years 1 months ago
Middleware specialization using aspect oriented programming
Standardized middleware is used to build large distributed real-time and enterprise (DRE) systems. These middleware are highly flexible and support a large number of features sin...
Dimple Kaul, Aniruddha S. Gokhale
MOBIWAC
2006
ACM
14 years 1 months ago
Calibration-free WLAN location system based on dynamic mapping of signal strength
In this work we present a calibration-free system for locating wireless local area network devices, based on the radio frequency characteristics of such networks. Calibration proc...
Luís Felipe M. de Moraes, Bruno Astuto A. N...