Sciweavers

46 search results - page 9 / 10
» A high performance bus communication architecture through bu...
Sort
View
DAC
2002
ACM
14 years 8 months ago
Design of a high-throughput low-power IS95 Viterbi decoder
The design of high-throughput large-state Viterbi decoders relies on the use of multiple arithmetic units. The global communication channels among these parallel processors often ...
Xun Liu, Marios C. Papaefthymiou
VTC
2007
IEEE
183views Communications» more  VTC 2007»
14 years 1 months ago
Multimedia over 802.15.4 and ZigBee Networks for Ambient Environment Control
—WPAN technologies such as IEEE 802.15.4 have been introduced to allow for energy-efficient communication of control and sensor data. In certain application areas, it is benefici...
Ralf Burda, Christian Wietfeld
MSO
2003
13 years 8 months ago
Simulation based Development of Efficient Hardware for Sort based Algorithms
The use of sub-optimal digital systems can at times lead to high speed, efficient, costeffective structures that are sufficient to perform needed tasks. We describe here a system ...
Niklas Hansson, Jay H. Harris
SEUS
2008
IEEE
14 years 1 months ago
Model Based Synthesis of Embedded Software
Abstract— This paper presents SW synthesis using Embedded System Environment (ESE), a tool set for design of multicore embedded systems. We propose a classification of multicore...
Daniel D. Gajski, Samar Abdi, Ines Viskic
IPPS
1999
IEEE
13 years 11 months ago
The Impact of Memory Hierarchies on Cluster Computing
Using off-the-shelf commodity workstations and PCs to build a cluster for parallel computing has become a common practice. A choice of a cost-effective cluster computing platform ...
Xing Du, Xiaodong Zhang