Sciweavers

676 search results - page 71 / 136
» A model and architecture for situation determination
Sort
View
DAC
2007
ACM
14 years 9 months ago
Modeling and Estimation of Full-Chip Leakage Current Considering Within-Die Correlation
We present an efficient technique for finding the mean and variance of the full-chip leakage of a candidate design, while considering logic-structures and both die-to-die and with...
Khaled R. Heloue, Navid Azizi, Farid N. Najm
DATE
2006
IEEE
125views Hardware» more  DATE 2006»
14 years 2 months ago
Formal performance analysis and simulation of UML/SysML models for ESL design
UML2 and SysML try to adopt techniques known from software development to systems engineering. However, the focus has been put on modeling aspects until now and quantitative perfo...
Alexander Viehl, Timo Schönwald, Oliver Bring...
ACMMSP
2004
ACM
101views Hardware» more  ACMMSP 2004»
14 years 1 months ago
Metrics and models for reordering transformations
Irregular applications frequently exhibit poor performance on contemporary computer architectures, in large part because of their inefficient use of the memory hierarchy. Runtime ...
Michelle Mills Strout, Paul D. Hovland
IPPS
1998
IEEE
14 years 9 days ago
A Resource Management Model for Dynamic, Scalable, Dependable, Real-Time Systems
Abstract. Dynamic real-time systems function in unpredictable environments and have requirements that span many domains such as time, survivability, and scalability. The system req...
Binoy Ravindran, Lonnie R. Welch, Carl Bruggeman, ...
INFOCOM
1996
IEEE
14 years 7 days ago
Latency-Rate Servers: A General Model for Analysis of Traffic Scheduling Algorithms
In this paper, we develop a general model, called Latency-Rate servers (LR servers), for the analysis of traffic scheduling algorithms in broadband packet networks. The behavior of...
Dimitrios Stiliadis, Anujan Varma