Sciweavers

2114 search results - page 157 / 423
» A model of cooperative threads
Sort
View
ICCD
2008
IEEE
420views Hardware» more  ICCD 2008»
14 years 7 months ago
Frequency and voltage planning for multi-core processors under thermal constraints
— Clock frequency and transistor density increases have resulted in elevated chip temperatures. In order to meet temperature constraints while still exploiting the performance op...
Michael Kadin, Sherief Reda
IEEEPACT
2006
IEEE
14 years 4 months ago
Communist, utilitarian, and capitalist cache policies on CMPs: caches as a shared resource
As chip multiprocessors (CMPs) become increasingly mainstream, architects have likewise become more interested in how best to share a cache hierarchy among multiple simultaneous t...
Lisa R. Hsu, Steven K. Reinhardt, Ravishankar R. I...
FIDJI
2003
Springer
14 years 4 months ago
Hard Real-Time Implementation of Embedded Software in JAVA
The popular slogan ”write once, run anywhere” effectively renders the expressive capabilities of the Java programming framework for developing, deploying, and reusing target-i...
Jean-Pierre Talpin, Abdoulaye Gamatié, Davi...
TDP
2010
88views more  TDP 2010»
13 years 5 months ago
P-Sensitive K-Anonymity with Generalization Constraints
Numerous privacy models based on the kanonymity property and extending the kanonymity model have been introduced in the last few years in data privacy re search: ldiversity, psen...
Alina Campan, Traian Marius Truta, Nicholas Cooper
IPPS
2006
IEEE
14 years 4 months ago
Phylospaces: reconstructing evolutionary trees in tuple space
Phylospaces is a novel framework for reconstructing evolutionary trees in tuple space, a distributed shared memory that permits processes to communicate and coordinate with each o...
Marc L. Smith, Tiffani L. Williams