Sciweavers

405 search results - page 59 / 81
» A novel cache architecture with enhanced performance and sec...
Sort
View
SICHERHEIT
2008
13 years 10 months ago
Efficiency Improvement for NTRU
Abstract: The NTRU encryption scheme is an interesting alternative to well-established encryption schemes such as RSA, ElGamal, and ECIES. The security of NTRU relies on the hardne...
Johannes Buchmann, Martin Döring, Richard Lin...
CF
2005
ACM
13 years 10 months ago
SPANIDS: a scalable network intrusion detection loadbalancer
Network intrusion detection systems (NIDS) are becoming an increasingly important security measure. With rapidly increasing network speeds, the capacity of the NIDS sensor can lim...
Lambert Schaelicke, Kyle Wheeler, Curt Freeland
ICS
2007
Tsinghua U.
14 years 2 months ago
An L2-miss-driven early register deallocation for SMT processors
The register file is one of the most critical datapath components limiting the number of threads that can be supported on a Simultaneous Multithreading (SMT) processor. To allow t...
Joseph J. Sharkey, Dmitry V. Ponomarev
EUROSYS
2008
ACM
14 years 5 months ago
Parallax: virtual disks for virtual machines
Parallax is a distributed storage system that uses virtualization to provide storage facilities specifically for virtual environments. The system employs a novel architecture in ...
Dutch T. Meyer, Gitika Aggarwal, Brendan Cully, Ge...
MICRO
1998
IEEE
139views Hardware» more  MICRO 1998»
14 years 28 days ago
A Dynamic Multithreading Processor
We present an architecture that features dynamic multithreading execution of a single program. Threads are created automatically by hardware at procedure and loop boundaries and e...
Haitham Akkary, Michael A. Driscoll