Sciweavers

405 search results - page 5 / 81
» A novel cache architecture with enhanced performance and sec...
Sort
View
IPPS
2006
IEEE
14 years 1 months ago
Enhancing L2 organization for CMPs with a center cell
Chip multiprocessors (CMPs) are becoming a popular way of exploiting ever-increasing number of on-chip transistors. At the same time, the location of data on the chip can play a c...
Chun Liu, Anand Sivasubramaniam, Mahmut T. Kandemi...
BIOSIG
2008
105views Biometrics» more  BIOSIG 2008»
13 years 9 months ago
A Novel Privacy Enhancing Algorithm for Biometric System
: Biometrics provide the possibility of unique and convenient authentication. As its application areas grow rapidly, the problems, such as identity fraud and cross matching, threat...
Xuebing Zhou, Christoph Busch
PACT
2005
Springer
14 years 29 days ago
On Evaluating the Performance of Security Protocols
Abstract. We use an enhanced operational semantics to infer quantitative measures on systems describing cryptographic protocols. System transitions carry enhanced labels. We assign...
Chiara Bodei, Mikael Buchholtz, Michele Curti, Pie...
ASPDAC
2004
ACM
158views Hardware» more  ASPDAC 2004»
13 years 11 months ago
Decode filter cache for energy efficient instruction cache hierarchy in super scalar architectures
Abstract-- The power consumption of microprocessors has been increasing in step with the complexity of each progressive generation. In general purpose processors, this is primarily...
Kugan Vivekanandarajah, Thambipillai Srikanthan, S...
ICMCS
2006
IEEE
113views Multimedia» more  ICMCS 2006»
14 years 1 months ago
Enhanced Architectural Support for Variable-Length Decoding
This paper proposes a new architecture for efficient variable-length decoding (VLD) of entropy-coded data for multimedia applications on general-purpose processors. It improves o...
Mohanarajah Sinnathamby, Subramania Sudharsanan, N...