Sciweavers

121 search results - page 19 / 25
» A novel deadlock avoidance algorithm and its hardware implem...
Sort
View
ISCA
2006
IEEE
144views Hardware» more  ISCA 2006»
13 years 7 months ago
Conditional Memory Ordering
Conventional relaxed memory ordering techniques follow a proactive model: at a synchronization point, a processor makes its own updates to memory available to other processors by ...
Christoph von Praun, Harold W. Cain, Jong-Deok Cho...
AROBOTS
2007
129views more  AROBOTS 2007»
13 years 7 months ago
Behaviors for physical cooperation between robots for mobility improvement
— A team of small, low-cost robots instead of a single large, complex robot is useful in operations such as search and rescue, urban exploration etc. However, the performance of ...
Ashish Deshpande, Jonathan E. Luntz
ERSA
2006
115views Hardware» more  ERSA 2006»
13 years 9 months ago
Reconfigurable Acceleration of Robust Frequency-Domain Echo Cancellation
Acoustic echo control is of vital interest for hands-free operation of telecommunications equipment. An important property of an acoustic echo controller is its capability to hand...
Chun Hok Ho, Ka Fai Cedric Yiu, Jiaquan Huo, Sven ...
FPGA
2007
ACM
122views FPGA» more  FPGA 2007»
14 years 1 months ago
The shunt: an FPGA-based accelerator for network intrusion prevention
Today’s network intrusion prevention systems (IPSs) must perform increasingly sophisticated analysis—parsing protocols and interpreting application dialogs rather than simply ...
Nicholas Weaver, Vern Paxson, José M. Gonz&...
CAV
2001
Springer
83views Hardware» more  CAV 2001»
14 years 4 days ago
Iterating Transducers
Regular languages have proved useful for the symbolic state exploration of infinite state systems. They can be used to represent infinite sets of system configurations; the tran...
Dennis Dams, Yassine Lakhnech, Martin Steffen