Sciweavers

1017 search results - page 21 / 204
» A routing algorithm for flip-chip design
Sort
View
NOCS
2007
IEEE
14 years 1 months ago
A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing
Dynamic routing can substantially enhance the quality of service for multiprocessor communication, and can provide intelligent adaptation of faulty links during run time. Implemen...
Terrence S. T. Mak, N. Pete Sedcole, Peter Y. K. C...
OSN
2011
13 years 2 months ago
A distributed impairment aware QoS framework for all-optical networks
—Different physical impairments can occur in optical transmission systems. Impairments such as fiber nonlinear effects are dependent on network state and vary with traffic and to...
Wenhao Lin, Timothy Hahn, Richard S. Wolff, Brenda...
INFOCOM
2009
IEEE
14 years 2 months ago
Visibility-Graph-Based Shortest-Path Geographic Routing in Sensor Networks
— We study the problem of shortest-path geographic routing in a static sensor network. Existing algorithms often make routing decisions based on node information in local neighbo...
Guang Tan, Marin Bertier, Anne-Marie Kermarrec
INFOCOM
2003
IEEE
14 years 25 days ago
Capacity, Delay and Mobility in Wireless Ad-Hoc Networks
Abstract— Network throughput and packet delay are two important parameters in the design and the evaluation of routing protocols for ad-hoc networks. While mobility has been show...
Nikhil Bansal, Zhen Liu
FPGA
2003
ACM
117views FPGA» more  FPGA 2003»
14 years 23 days ago
PipeRoute: a pipelining-aware router for FPGAs
We present a pipelining-aware router for FPGAs. The problem of routing pipelined signals is different from the conventional FPGA routing problem. For example, the two terminal N-D...
Akshay Sharma, Carl Ebeling, Scott Hauck