Sciweavers

1017 search results - page 9 / 204
» A routing algorithm for flip-chip design
Sort
View
ISPAN
2005
IEEE
14 years 1 months ago
Increasing Sensor Network Lifetime by Identifying and Leveraging Nodes with Excess Energy In Heterogeneous Networks
We propose and evaluate wireless sensor routing algorithms designed to extend the lifetime of a heterogeneous wireless sensor network. The network is heterogeneous in the sensorsâ...
Keith Hellman, Michael Colagrosso
ASPDAC
1999
ACM
137views Hardware» more  ASPDAC 1999»
13 years 11 months ago
A Performance-Driven I/O Pin Routing Algorithm
This paper presents a performance-driven I/O pin routing algorithm with special consideration of wire uniformity. First, a topological routing based on min-cost max-flow algorith...
Dongsheng Wang, Ping Zhang, Chung-Kuan Cheng, Arun...
DAC
2009
ACM
14 years 8 months ago
Flip-chip routing with unified area-I/O pad assignments for package-board co-design
In this paper, we present a novel flip-chip routing algorithm for package-board co-design. Unlike the previous works that can consider only either free- or pre-assignment routing,...
Jia-Wei Fang, Martin D. F. Wong, Yao-Wen Chang
WIOPT
2005
IEEE
14 years 1 months ago
NEURAL: A Self-Organizing Routing Algorithm for Ad Hoc Networks
This paper evaluates a self-organizing routing protocol for Ad Hoc network, called the NEUron Routing ALgorithm (NEURAL). NEURAL has been designed taking into account the learning...
Vicente E. Mujica V, Dorgham Sisalem, Radu Popescu...
DAC
1995
ACM
13 years 11 months ago
New Performance-Driven FPGA Routing Algorithms
—Motivated by the goal of increasing the performance of FPGA-based designs, we propose new Steiner and arborescence FPGA routing algorithms. Our Steiner tree constructions signiď...
Michael J. Alexander, Gabriel Robins