Sciweavers

359 search results - page 40 / 72
» A section cache system designed for VLIW architectures
Sort
View
HPCA
1999
IEEE
14 years 1 hour ago
Impulse: Building a Smarter Memory Controller
Impulse is a new memory system architecture that adds two important features to a traditional memory controller. First, Impulse supports application-specific optimizations through...
John B. Carter, Wilson C. Hsieh, Leigh Stoller, Ma...
TKDE
1998
77views more  TKDE 1998»
13 years 7 months ago
Techniques for Update Handling in the Enhanced Client-Server DBMS
—The Client-Server computing paradigm has significantly influenced the way modern Database Management Systems are designed and built. In such systems, clients maintain data pages...
Alex Delis, Nick Roussopoulos
CODES
2007
IEEE
14 years 2 months ago
Performance modeling for early analysis of multi-core systems
Performance analysis of microprocessors is a critical step in defining the microarchitecture, prior to register-transfer-level (RTL) design. In complex chip multiprocessor systems...
Reinaldo A. Bergamaschi, Indira Nair, Gero Dittman...
SIGMETRICS
2010
ACM
193views Hardware» more  SIGMETRICS 2010»
13 years 8 months ago
Distributed caching over heterogeneous mobile networks
Sharing content over a mobile network through opportunistic contacts has recently received considerable attention. In proposed scenarios, users store content they download in a lo...
Stratis Ioannidis, Laurent Massoulié, Augus...
ICAC
2006
IEEE
14 years 1 months ago
Towards Autonomic Grid Data Management with Virtualized Distributed File Systems
Grid data management is a challenging task because of the heterogeneous, dynamic and largescale nature of Grid environments. This paper proposes an autonomic Grid data management ...
Ming Zhao 0002, Jing Xu, Renato J. O. Figueiredo