Sciweavers

359 search results - page 65 / 72
» A section cache system designed for VLIW architectures
Sort
View
EDCC
2006
Springer
14 years 20 days ago
SEU Mitigation Techniques for Microprocessor Control Logic
The importance of fault tolerance at the processor architecture level has been made increasingly important due to rapid advancements in the design and usage of high performance de...
T. S. Ganesh, Viswanathan Subramanian, Arun K. Som...
IMC
2010
ACM
13 years 7 months ago
Netalyzr: illuminating the edge network
In this paper we present Netalyzr, a network measurement and debugging service that evaluates the functionality provided by people's Internet connectivity. The design aims to...
Christian Kreibich, Nicholas Weaver, Boris Nechaev...
WWW
2008
ACM
14 years 9 months ago
Temporal views over rdf data
Supporting fast access to large RDF stores has been one of key challenges for enabling use of the Semantic Web in real-life applications, more so in sensor-based systems where lar...
Craig Sayers, Geetha Manjunath, K. S. Venugopal, R...
VLDB
1999
ACM
145views Database» more  VLDB 1999»
14 years 1 months ago
DBMSs on a Modern Processor: Where Does Time Go?
Recent high-performance processors employ sophisticated techniques to overlap and simultaneously execute multiple computation and memory operations. Intuitively, these techniques ...
Anastassia Ailamaki, David J. DeWitt, Mark D. Hill...
MOBISYS
2009
ACM
14 years 9 months ago
R2D2: regulating beam shape and rate as directionality meets diversity
We design, implement, and evaluate a vehicular communication system that improves uplink connectivity through multi-lobe beam pattern switching on a smart antenna. Directionality ...
Kishore Ramachandran, Ravi Kokku, Karthikeyan Sund...