Sciweavers

65 search results - page 4 / 13
» A strategy for testing hardware write block devices
Sort
View
MSS
2003
IEEE
95views Hardware» more  MSS 2003»
14 years 27 days ago
Design and Implementation of a Block Storage Multi-Protocol Converter
We present the Block Storage Multi-Protocol Converter (BSMC) software architecture, which is able to translate and manage SCSI commands carried by different SCSI transport protoco...
Irina Gerasimov, Alexey Zhuravlev, Mikhail Pershin...
IPPS
2010
IEEE
13 years 4 months ago
Scalable parallel I/O alternatives for massively parallel partitioned solver systems
Abstract--With the development of high-performance computing, I/O issues have become the bottleneck for many massively parallel applications. This paper investigates scalable paral...
Jing Fu, Ning Liu, Onkar Sahni, Kenneth E. Jansen,...
DATE
1999
IEEE
120views Hardware» more  DATE 1999»
13 years 12 months ago
Hardware Synthesis from C/C++ Models
Software programming languages, such as C/C++, have been used as means for specifying hardware for quite a while. Different design methodologies have exploited the advantages of f...
Giovanni De Micheli
MSS
2005
IEEE
112views Hardware» more  MSS 2005»
14 years 1 months ago
Violin: A Framework for Extensible Block-Level Storage
Storage virtualization is becoming more and more important due to the increasing gap between application requirements and the limited functionality offered by storage systems. In...
Michail Flouris, Angelos Bilas
FPGA
2000
ACM
175views FPGA» more  FPGA 2000»
13 years 11 months ago
An FPGA implementation and performance evaluation of the Serpent block cipher
With the expiration of the Data Encryption Standard (DES) in 1998, the Advanced Encryption Standard (AES) development process is well underway. It is hoped that the result of the ...
Adam J. Elbirt, Christof Paar