Sciweavers

1137 search results - page 137 / 228
» A study of slipstream processors
Sort
View
OSDI
2008
ACM
14 years 10 months ago
Run-time Energy Consumption Estimation Based on Workload in Server Systems
This paper proposes to develop a system-wide energy consumption model for servers by making use of hardware performance counters and experimental measurements. We develop a real-t...
Adam Lewis, Soumik Ghosh, Nian-Feng Tzeng
ICNS
2007
IEEE
14 years 4 months ago
A Case Study-based Performance Evaluation Framework for CSCF Processes on a Blade-Server
Abstract— The study of protocol behavior and traffic characteristics in a simulated environment is commonly supported by ad-hoc or general purpose simulators (e.g., Opnet, NS-2)...
Preetam Ghosh, Nirmalya Roy, Kalyan Basu, Sajal K....
ISVLSI
2007
IEEE
121views VLSI» more  ISVLSI 2007»
14 years 4 months ago
Performance of Graceful Degradation for Cache Faults
In sub-90nm technologies, more frequent hard faults pose a serious burden on processor design and yield control. In addition to manufacturing-time chip repair schemes, microarchit...
Hyunjin Lee, Sangyeun Cho, Bruce R. Childers
APCSAC
2006
IEEE
14 years 4 months ago
Functional Unit Chaining: A Runtime Adaptive Architecture for Reducing Bypass Delays
Abstract. Bypass delays are expected to grow beyond 1ns as technology scales. These delays necessitate pipelining of bypass paths at processor frequencies above 1GHz and thus affe...
Lih Wen Koh, Oliver Diessel
MICRO
2006
IEEE
102views Hardware» more  MICRO 2006»
14 years 4 months ago
Managing Distributed, Shared L2 Caches through OS-Level Page Allocation
This paper presents and studies a distributed L2 cache management approach through OS-level page allocation for future many-core processors. L2 cache management is a crucial multi...
Sangyeun Cho, Lei Jin