Sciweavers

1137 search results - page 13 / 228
» A study of slipstream processors
Sort
View
IPPS
1998
IEEE
13 years 11 months ago
Dynamic Processor Allocation with the Solaris Operating System
The Loop-Level Process Control LLPC policy 9 dynamically adjusts the number of threads an application is allowed to execute based on the application's available parallelism a...
Kelvin K. Yue, David J. Lilja
ISCA
1996
IEEE
120views Hardware» more  ISCA 1996»
13 years 11 months ago
Missing the Memory Wall: The Case for Processor/Memory Integration
Current high performance computer systems use complex, large superscalar CPUs that interface to the main memory through a hierarchy of caches and interconnect systems. These CPU-c...
Ashley Saulsbury, Fong Pong, Andreas Nowatzyk
ISCAPDCS
2008
13 years 9 months ago
Implementation of 802.11n on 128-CORE Processor
This article presents the results of a research in applying modern Graphics Processing Units in the field of telecommunications. The most recent Wireless Local Area Network protoc...
A. Akapyev, V. Krylov
ICIP
2010
IEEE
13 years 5 months ago
Bit-plane stack filter algorithm for focal plane processors
This work presents a novel parallel technique to implement stack morphological filters for image processing. The method relies on applying the image bitwise decomposition to manip...
Andrés Frias-Velazquez, Wilfried Philips
ISLPED
2010
ACM
234views Hardware» more  ISLPED 2010»
13 years 5 months ago
Diet SODA: a power-efficient processor for digital cameras
Power has become the most critical design constraint for embedded handheld devices. This paper proposes a power-efficient SIMD architecture, referred to as Diet SODA, for DSP appl...
Sangwon Seo, Ronald G. Dreslinski, Mark Woh, Chait...